It Is Better to Run Iterative Resynthesis on Parts of the Circuit
نویسندگان
چکیده
In this paper we investigate iterative logic synthesis processes. A well known academic logic synthesis tool ABC incorporates many synthesis algorithms and scripts which may be run iteratively to possibly improve the result. When iterating the synthesis process, the whole network is considered. We propose an alternative approach to iterative synthesis – only properly selected parts of the circuit are submitted to resynthesis, which is done iteratively. We show that a significant improvement in the result quality may be achieved. This observation is rather surprising and witnesses probably a lack of efficiency of the ABC resynthesis control. The observations are documented by numerous experiments on ISCAS and IWLS’93 benchmark circuits. Keywords-logic synthesis, resynthesis, iterative processes, ABC
منابع مشابه
Experiments in the Iterative Application of Resynthesis and Retiming
Many attempts have been made to combine some form of retiming with combina tional optimization techniques to improve the performance of sequential circuits To achieve improvements registers are shifted to expose di erent and sometimes larger combinational blocks for resynthesis A simple yet unexplored sequential optimiza tion consists of iteratively applying retiming and resynthesis Retiming ch...
متن کاملSTG-Level Decomposition and Resynthesis of Speed-Independent Circuits
This paper presents a time-efficient method for the decomposition and resynthesis of speed-independent (SI) circuits. Given the specification of an SI circuit, our method first generates its standard C implementation. Then, the combinational decomposition is performed to decompose each high-fanin gate that does not exist in the gate library into some available low-fanin gates. The time efficien...
متن کاملArea Optimization of Timing Resilient Designs Using Resynthesis
Timing resilient designs can remove variation margins by adding error detecting logic (EDL) that detects timing errors when execution completes within a resiliency window. Speeding up near-critical-paths during logic synthesis can reduce the amount of EDL needed but at the cost of increasing logic area. This creates a logic optimization strategy called resynthesis. This paper proposes four alte...
متن کاملOn Using Permutation of Variables to Improve the Iterative Power of Resynthesis
Recently we have observed, that behavior of many contemporary logic synthesis and optimization processes depends on variable ordering in their input; they produce different results for different variable orderings. This fact can be exploited to escape local optima in the iterative resynthesis process, where individual synthesis and optimization steps are run repeatedly, in order to gradually im...
متن کاملMulti Objective Inclined Planes System Optimization Algorithm for VLSI Circuit Partitioning
In this paper multi objective optimization problem for partitioning process of VLSI circuit optimization is solved using IPO algorithm. The methodology used in this paper is based upon the dynamic of sliding motion along a frictionless inclined plane. In this work, modules and elements of the circuit are divided into two smaller parts (components) in order to minimize the cutsize and area imbal...
متن کامل